verilog-transceiver

1
open_project transceiver.xpr
2

3
read_ip ../platform/xilinx/clk_wiz/clk_wiz.xci
4
generate_target all [get_files *clk_wiz.xci]
5

6
read_mem sin_val.dat
7

8
read_mem neg_sin_val.dat
9

10
close_project
11
exit