qemu

1
/*
2
 * QEMU MIPS interrupt support
3
 *
4
 * Permission is hereby granted, free of charge, to any person obtaining a copy
5
 * of this software and associated documentation files (the "Software"), to deal
6
 * in the Software without restriction, including without limitation the rights
7
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
8
 * copies of the Software, and to permit persons to whom the Software is
9
 * furnished to do so, subject to the following conditions:
10
 *
11
 * The above copyright notice and this permission notice shall be included in
12
 * all copies or substantial portions of the Software.
13
 *
14
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
18
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
19
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
20
 * THE SOFTWARE.
21
 */
22

23
#include "qemu/osdep.h"
24
#include "qemu/main-loop.h"
25
#include "hw/irq.h"
26
#include "sysemu/kvm.h"
27
#include "kvm_mips.h"
28

29
static void cpu_mips_irq_request(void *opaque, int irq, int level)
30
{
31
    MIPSCPU *cpu = opaque;
32
    CPUMIPSState *env = &cpu->env;
33
    CPUState *cs = CPU(cpu);
34

35
    if (irq < 0 || irq > 7) {
36
        return;
37
    }
38

39
    BQL_LOCK_GUARD();
40

41
    if (level) {
42
        env->CP0_Cause |= 1 << (irq + CP0Ca_IP);
43
    } else {
44
        env->CP0_Cause &= ~(1 << (irq + CP0Ca_IP));
45
    }
46

47
    if (kvm_enabled() && (irq == 2 || irq == 3)) {
48
        kvm_mips_set_interrupt(cpu, irq, level);
49
    }
50

51
    if (env->CP0_Cause & CP0Ca_IP_mask) {
52
        cpu_interrupt(cs, CPU_INTERRUPT_HARD);
53
    } else {
54
        cpu_reset_interrupt(cs, CPU_INTERRUPT_HARD);
55
    }
56
}
57

58
void cpu_mips_irq_init_cpu(MIPSCPU *cpu)
59
{
60
    CPUMIPSState *env = &cpu->env;
61
    qemu_irq *qi;
62
    int i;
63

64
    qi = qemu_allocate_irqs(cpu_mips_irq_request, cpu, 8);
65
    for (i = 0; i < 8; i++) {
66
        env->irq[i] = qi[i];
67
    }
68
    g_free(qi);
69
}
70

71
void cpu_mips_soft_irq(CPUMIPSState *env, int irq, int level)
72
{
73
    if (irq < 0 || irq > 2) {
74
        return;
75
    }
76

77
    qemu_set_irq(env->irq[irq], level);
78
}
79