podman
124 строки · 3.2 Кб
1// Inferno utils/5c/list.c
2// https://bitbucket.org/inferno-os/inferno-os/src/master/utils/5c/list.c
3//
4// Copyright © 1994-1999 Lucent Technologies Inc. All rights reserved.
5// Portions Copyright © 1995-1997 C H Forsyth (forsyth@terzarima.net)
6// Portions Copyright © 1997-1999 Vita Nuova Limited
7// Portions Copyright © 2000-2007 Vita Nuova Holdings Limited (www.vitanuova.com)
8// Portions Copyright © 2004,2006 Bruce Ellis
9// Portions Copyright © 2005-2007 C H Forsyth (forsyth@terzarima.net)
10// Revisions Copyright © 2000-2007 Lucent Technologies Inc. and others
11// Portions Copyright © 2009 The Go Authors. All rights reserved.
12//
13// Permission is hereby granted, free of charge, to any person obtaining a copy
14// of this software and associated documentation files (the "Software"), to deal
15// in the Software without restriction, including without limitation the rights
16// to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
17// copies of the Software, and to permit persons to whom the Software is
18// furnished to do so, subject to the following conditions:
19//
20// The above copyright notice and this permission notice shall be included in
21// all copies or substantial portions of the Software.
22//
23// THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
24// IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
25// FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
26// AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
27// LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
28// OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
29// THE SOFTWARE.
30
31package arm
32
33import (
34"github.com/twitchyliquid64/golang-asm/obj"
35"fmt"
36)
37
38func init() {
39obj.RegisterRegister(obj.RBaseARM, MAXREG, rconv)
40obj.RegisterOpcode(obj.ABaseARM, Anames)
41obj.RegisterRegisterList(obj.RegListARMLo, obj.RegListARMHi, rlconv)
42obj.RegisterOpSuffix("arm", obj.CConvARM)
43}
44
45func rconv(r int) string {
46if r == 0 {
47return "NONE"
48}
49if r == REGG {
50// Special case.
51return "g"
52}
53if REG_R0 <= r && r <= REG_R15 {
54return fmt.Sprintf("R%d", r-REG_R0)
55}
56if REG_F0 <= r && r <= REG_F15 {
57return fmt.Sprintf("F%d", r-REG_F0)
58}
59
60switch r {
61case REG_FPSR:
62return "FPSR"
63
64case REG_FPCR:
65return "FPCR"
66
67case REG_CPSR:
68return "CPSR"
69
70case REG_SPSR:
71return "SPSR"
72
73case REG_MB_SY:
74return "MB_SY"
75case REG_MB_ST:
76return "MB_ST"
77case REG_MB_ISH:
78return "MB_ISH"
79case REG_MB_ISHST:
80return "MB_ISHST"
81case REG_MB_NSH:
82return "MB_NSH"
83case REG_MB_NSHST:
84return "MB_NSHST"
85case REG_MB_OSH:
86return "MB_OSH"
87case REG_MB_OSHST:
88return "MB_OSHST"
89}
90
91return fmt.Sprintf("Rgok(%d)", r-obj.RBaseARM)
92}
93
94func DRconv(a int) string {
95s := "C_??"
96if a >= C_NONE && a <= C_NCLASS {
97s = cnames5[a]
98}
99var fp string
100fp += s
101return fp
102}
103
104func rlconv(list int64) string {
105str := ""
106for i := 0; i < 16; i++ {
107if list&(1<<uint(i)) != 0 {
108if str == "" {
109str += "["
110} else {
111str += ","
112}
113// This is ARM-specific; R10 is g.
114if i == REGG-REG_R0 {
115str += "g"
116} else {
117str += fmt.Sprintf("R%d", i)
118}
119}
120}
121
122str += "]"
123return str
124}
125